

08-07-00

Docket No.: SUN-P4497

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:) Art Unit:
Tzeng, et al.) Examiner:
Serial No. [Not yet assigned])
Filed: August 4, 2000)
For: ELIMINATION OF END-AROUND- CARRY CRITICAL PATH IN FLOATING POINT ADD/SUBTRACT EXECUTION UNIT)))
	CERTIFICATE OF MAILING "Express Mail" mailing label no: EK686541792US Date of Deposit: August 4, 2000 I hereby certify that this correspondence is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents Box Patent Application Weshington, D.C. 20221

TRANSMITTAL LETTER

Honorable Assistant Commissioner for Patents Box Patent Application Washington, D.C. 20231

Sir:

Enclosed for filing please find the patent application for an invention entitled, "ELIMINATION OF END-AROUND-CARRY CRITICAL PATH IN FLOATING POINT ADD/SUBTRACT EXECUTION UNIT", filed on behalf of Sun Microsystems, Inc., assignee from inventors Allan Tzungren Tzeng and Choon-Ping Chng, including 20 pages of specification, 4 pages of claims, 5 sheets of drawing figures, and 1 pages of Abstract. Also enclosed herewith are the Assignment, Recordation Cover Sheet, Declaration and Power of Attorney.

The attorney's Docket Number is SUN-P4497.

Kindly address all communications regarding this application to:

Docket No.: SUN-P4497

Russ F. Marsden Sierra Patent Group, Ltd. P.O. Box 6149 Stateline, NV 89449 Telephone (775) 586-9500

A check in the amount of \$886.00 is enclosed for the filing fee for a large entity, calculated as follows:

Basic Filing Fee: \$ 690.00

2 Additional Independent Claims: \$ 156.00

Assignment Recordation fee \$\frac{40.00}{}

Total Filing Fee: \$886.00

In the event any variance exists between the amount enclosed and the Patent Office charges for filing the above-noted documents, the Assistant Commissioner is hereby authorized to charge or credit the difference to our Deposit Account No. 50-0612. A duplicate of this page is enclosed.

Respectfully submitted, Sierra Patent Group, Ltd.

Dated: August 4, 2000 Kurs & Marken

Russ F. Marsden Reg. No.: 43,775

Sierra Patent Group, Ltd.P.O. Box 6149Stateline, NV 89449(775) 586-9500

This application is submitted in the name of inventors Allan Tzungren

Tzeng and Choon-Ping Chng, assignors to Sun Microsystems, Inc.

SPECIFICATION

5

ELIMINATION OF END-AROUND-CARRY CRITICAL PATH IN FLOATING POINT ADD/SUBTRACT EXECUTION UNIT

10

BACKGROUND OF THE INVENTION

1. Field of the Invention

15

This invention pertains generally to processor architecture, focussing on the execution units. More particularly this invention is directed to an improved processor using improved floating point execution units. The time needed to carry out a subtraction in the adder portion of a floating point execution unit is reduced by increasing parallelism within the adder.

20

10

15

2. The Prior Art

The present disclosure pertains to processor architecture. Generally processors, their architectures, and their use in computer systems are well known in the art. An example of a known processor is the UltraSPARC-IIiTM microprocessor available from Sun Microsystems, Inc. An example of a system using a processor such as the UltraSPARC-IIiTM is the Sun Ultra 5TM Workstation running the Sun SolarisTM operating system. As will be well known by a person of ordinary skill in the art, processors and the systems in which they are installed come in a wide variety including those from MicrosoftTM using IntelTM processors, Hewlett PackardTM processors in HPTM workstations running HP-UXTM, and many more.

Processors include internal components including local register files or local register stores, and execution units that use the local register stores to retrieve and store the values on which the instructions operate. One type of execution unit is the floating point execution unit. These architectural components are well known in the processor art and are widely employed in processor architectures from many suppliers.

20

A typical processor architecture 100 is shown in FIG. 1. Floating Point Execution Unit 102 has further internal units designed for different operations.

10

15

20

The values used by instructions are stored in Register File 104, where Floating Point Multiply 106, Floating point Add/Subtract 108, or Floating Point Divide 110 retrieve the values using address fields in the individual instructions sent to each of the execution units. The values are operated on as per the instruction in the execution unit, and the result stored back into Register File 104. The address of the storage location indicating where to write the result of the operation just completed is also in the instruction.

As is well known in the art, subtraction of floating point numbers is carried out using two's compliment. When subtracting two floating point numbers the lesser of the numbers has its exponent made equal to the larger by shifting its mantissa to the right the correct number of places, the subtrahend mantissa is bitwise complimented, added to the larger number's mantissa, and the end-around-carry bit added to the least significant bit (LSB) of the resulting sum. Thus, subtraction is logically executed as addition. Floating point execution units always contain an adder which actually executes both the addition and the subtraction of floating point numbers.

The most commonly executed instruction in a floating point unit is the floating point add (as explained above, used for both addition and subtraction).

Floating point adders must be as fast as possible to allow floating point calculations to complete in as few clock cycles as possible. This is needed in

10

15

20

order to keep up with the rest of the instruction stream that is pipelined in the processor. Recent substantial increases in the clock speed of processors has also brought additional pressure to bear on floating point adders, as there is now even less time per cycle in which to execute long logic steps. The addition and rounding of the mantissas is the longest portion of the flow, a primary reason being the time it takes to add and round numbers having large numbers of bits (e.g., 53 bits in the case of an IEEE 754 compliant 64-bit floating point number). Thus, floating point adders need to complete complex logical operations and yet to be as simple and as fast as possible in order to keep up with ever-increasing pipelined instruction streams and simultaneously decreasing clock cycles found in current processors.

One of the difficulties in designing faster floating point adders is that parallelism is not obviously inherent in the algorithms used in the adders (compare this to many graphical calculations involving vector sums, where there is extensive parallelism visible on the face of the algorithms and calculations). The steps used in a floating point addition and subtraction operation are discussed in more detailed below.

In general floating point numbers contain a sign portion consisting of one bit, an exponential portion consisting of a certain number of bits, and a mantissa which also consists of a certain number of bits. For the purposes of this disclosure

it will be assumed floating point numbers are in IEEE 754 compliant format, although it will be obvious to those of ordinary skill in the art that the discussions and improvements disclosed herein are not limited to IEEE 754 compliant floating point numbers, values, or representations.

5

10

15

20

Generally, a floating point adder takes two floating point operands and as its first step, makes the exponents equal so the resulting mantissas may be added. This is accomplished by shifting the radix point of the smaller number to the left the number of places needed to equalize the exponents. The mantissas are then added (for subtraction, the two's compliment of the smaller number is added). After adding, the GRS (Guard Round Sticky) bits are assigned or calculated. In the case of the Guard and Round bits, these are the two bits immediately to the right of the least significant bit of the representable size of the mantissa, before rounding has occurred. The Sticky bit is calculated, being the result of an OR applied to any bits to the right of the Round bit (if there are none, it is assigned 0). As is well known in the art, the GRS bits are used during rounding operations. As such, the GRS bits must be assigned or calculated after the mantissas are summed but before rounding can start. Using the GRS bits as well as other input (for example, the rounding mode contained in the instruction), the steps of determining the rounded value begin.

5

10

15

20

After determining a rounded value, the exponent portion and the sign portion of the operands are computationally combined and the resulting number put into a IEEE 754 compliant format.

Although implementing a floating point adder is done with as much parallelism as possible, it can be seen from the last paragraphs that for the stages consisting of mantissa alignment, mantissa summation, generation of the GRS bits, rounding calculations, and finally the assembly of the final result, there appears to be no place for parallel computations. Each step is dependant on the results of the previous one.

Given the ever increasing demand to reduce the time it takes to complete calculations in the adder portion of a floating point execution unit coupled with the sequential nature of floating point additions and subtractions, there is an urgent need to identify and use any portion of the calculations that can be made parallel.

Accordingly there is a need to provide parallelism in the adder portion of a floating point execution unit, specifically providing for parallelism during subtraction of floating point numbers where the GRS bits and the rounding choice may be computed while the mantissas are still being added. There is also a need to implement any improvement using a minimal amount of new circuitry, thereby keeping the execution time and implementation costs low.

10

15

20

It is therefore a goal of this invention to provide a method and system for finishing the computation of an end-around-carry bit, GRS bits, and a rounding choice for two operands before the summation of two mantissas associated with the same exponent completes, implemented using a minimal amount of additional circuitry as possible.

BRIEF DESCRIPTION OF THE INVENTION

The invention addresses the above identified needs by presenting a method and device that allows additional parallelism in a floating point adder unit.

According to the present invention, this additional parallelism can be gained with a minimal amount of additional circuitry in a processor.

A processor having at least one floating point unit, an adder unit within the floating point unit, and a compare unit coupled with a new end-around-carry value calculator is disclosed. The end-around-carry value calculator receives output from the compare unit and sends output to a rounding value calculator, thus allowing a correct rounded choice to be made before, rather than after, the adder unit has finished adding the mantissa portions of the operands.

This provides a significant increase in parallelism by removing a set of calculations from the critical path through the adder unit.

5

BRIEF DESCRIPTION OF THE DRAWING FIGURES

Figure 1 is a prior art functional diagram of a processor.

10

Figure 2 is a prior art functional diagram of relevant portions of a floating point execution unit.

Figure 3 is a prior art functional pipeline showing relevant portions of a floating point execution unit.

Figure 4 is a functional diagram of relevant portions of a floating point execution unit showing the disclosed invention.

Figure 5 is a functional pipeline showing relevant portions of a floating point execution unit with the disclosed invention.

20

15

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Person of ordinary skill in the art will realize that the following descriptions of the present invention is illustrative only and not in any way limiting. Other embodiments of the invention will readily suggest themselves to such skilled persons having the benefit of this disclosure.

Similar designations used in this disclosure are intended to designate substantially similar matter.

10

5

When referring to floating point numbers, values, or other representations or descriptions having the properties of floating point numbers in this disclosure, it will be clear to a person of ordinary skill in the art and with the benefit of the present disclosure that unless specifically called out as distinguishable, such descriptions mean the same floating point entity.

15

20

Figure 1 shows a portion of typical processor. After individual instructions are retrieved and processed, including steps well-known in the art such as decoding and operand resolution, the instructions are ready to execute (these steps are not illustrated). The values on which they will execute are put into Register File 104. It will recognized by those of ordinary skill in the art that a processor

may have a plurality of register files serving a plurality of floating point execution units.

Figure 2 shows a portion of a typical floating point execution unit in functional blocks, with logical boundary 200. To avoid clutter and stay focussed on the aspects of a floating point execution unit that are of importance to this disclosure, only relevant portions of a full floating point execution unit are shown. For the same reasons only relevant portions of an adder unit within the floating point execution unit are shown.

10

15

20

5

Again in Figure 2, Register File 202 provides a readable and writable location for the values on which instructions will operate, in this case floating point values. In the prior art, Compare Unit 204 operates independently of the Adder, shown in relevant part as functional blocks 206-218. Adder 206 retrieves two floating point values from Register File 202, then separates each of the two floating point values into their components consisting of a sign, an exponent, and a mantissa. The functional paths of the sign and exponent portions are as is known in the art and are not shown. Mantissa Calculation path 208 starts with Mantissa Alignment 210, where the exponents are equalized by shifting the radix point of the mantissa with the lowest exponent to the left until its exponent is equal to the value of the higher exponent. If the exponents are equal, no shifting is done. Note that when the exponents are not equal, it will always be known which of the two

10

15

20

operands is smaller. When the exponents are equal, it is not yet known which operand is smaller.

In the case of subtracting two mantissas, 2's compliment form is used. 2's compliment is performed by bit-wise negating the subtrahend which is the lesser of the two operands, adding the uncomplimented and complimented operands together, and finally adding one to the least significant bit (LSB) of the resulting sum.

In this case the LSB is the LSB of the entire sum, including unrepresentable bits. In general when adding two numbers the entire result will be longer, that is have more bits, than can be represented in standard form. If this were not the case rounding would be unnecessary. In these cases there are two LSBs; one is the LSB of the entire result and one is the LSB of the representable portion of the result. The two LSBs will be distinguished by description in the present disclosure.

Mantissa Adder 214 performs the 2's compliment transformation (for subtraction) on the lesser of the operands and then carries out the addition. A carry-out bit, called the end-around-carry (EAC) bit, results from the addition just performed. The EAC bit value is communicated to Rounding Calculator 212.

The EAC is then used to generate the GRS value. In Figure 2 this step is subsumed in the Rounder Calculator 212. The GRS value is three bits, consisting of the value of the Guard bit, the value of the Round bit, and the value of the Sticky bit. The Guard and Round bits are the values of the two bits immediately to the right of the LSB of the representable portion of the sum, in the sum just completed in Mantissa Adder 214. The sticky bit is calculated by OR'ing together all the bits to the right of the Round bit (if there are none, it is given the value of 0). Because the value of the GRS is dependant on both the final position of the LSB of the representable portion of the sum after addition, and the values of the bits to the right of the same LSB, its value is calculated after Mantissa Adder 214 completes its addition and makes the EAC bit value known.

The next step is to determine which rounding result to use. This calculation is carried out in Rounding Calculator 212. There are four common rounding modes which after computation result in one of two choices: the original sum, or, the original sum with 1 added to the LSB of the representable portion of the sum (sum + 1). The four rounding modes are RZ (Round Zero), RH (Round High), RL (Round Low), and RN (Round Nearest). Using the GRS plus the sign bits, the correct rounding choice results are as follows. The LSB referred to in the definitions below is the LSB of the representable portion of the sum.

RZ = Truncate (delete bits to the right of the LSB)

RH = If (one or more bits to the right of the LSB are 1) then

If number is positive add 1 to the LSB

If number is negative truncate (delete bits to the right of the LSB)

RL = If (one of more bits to the right of the LSB are 1) then

If number is positive truncate (delete bits to the right of the LSB)

If number is negative add 1 to the LSB

RN = If (bits to the right of the LSB are numerically closer to one number)
then

If closer to lower number, truncate

If closer to higher number add 1 to LSB

If exactly 1/2 way between the two numbers pick the nearest even number and round to it – this will result in a truncate or add 1 to LSB, depending on which is the even number

15

10

5

The key result to note from the above discussion of rounding is that there are, in the end, one of two values that will be needed for the correct rounding result – either the sum or the sum+1. Rounding Calculator 212 makes the calculations necessary to establish which of those two results is the correct one.

20 The actual calculation of sum and sum+1 is done in Mantissa Adder 214.

15

20

Rounding Calculator 212 communicates to Mantissa Adder 214 which result, sum or sum+1, is the correctly rounded result to use. Mantissa Adder 214 sends the correct choice to Normalizer 216. Normalizer 216 puts the number into a correctly normalized form, then passes the normalized number to Result Assembler 218. Result Assembler 218, using the normalized results, sign bits (not shown), and exponent calculations (not shown), puts the overall result into IEEE-754 compliant form. Finally, Result Assembler 218 sends the assembled number to a pre-determined register in the Register File 202.

Figure 3 shows the functional pipeline associated with Figure 2. The overall pipeline is enclosed in the dotted-line box shown as 316. Starting with the mantissa alignment step Shift Mantissa 300, the next execution step is Add Mantissas 302. This functional step includes producing a 2's compliment form of the subtrahend as well as performing the addition of the uncomplimented and complemented mantissas. Only after Add Mantissas step 302 completes can the EAC bit be accessed, step 304. The step of Generate Sum and Sum+1 306, is finished within a very few clock cycles of making the EAC bit available at step 304. The steps of Generate GRS 310, Calculate Rounding Choice 312, and Select Sum or Sum + 1 314, must complete while step 308, Generate Output, waits. When the final selection is made in Select step 314, Generate Output 308 uses the input from Select step 314 to make the correct final result available to the rest of the floating point execution unit and the processor.

10

15

20

In a preferred embodiment of the invention shown in Figure 4, the dottedline box 400 logically encloses the relevant portion of a floating point execution unit with an embodiment of the present invention. The floating point values to be subtracted are sent to Compare Unit 204 simultaneously to being sent along Mantissa Calculation path 208 to Mantissa Adder 214. Compare Unit 204 functions by subtracting the first number from the second, using the 2's compliment form of the subtrahend and ignoring the sign bit. When the two exponents are equal the compare operation becomes equivalent to subtracting the two mantissas. Amongst other output, Compare Unit 204 provides a carry-out bit value resulting from the compare calculation. As will be discussed later in this disclosure, the carry-out bit can be used to calculate the EAC. To understand how to calculate the EAC using the carry-out bit value, EAC values are explained more fully.

When discussing the subtraction of two mantissas it was assumed the order of the operands was known, so the smaller value was always subtracted from the larger. In actual implementations it is not always known which is the larger number. The two cases that cover all possibilities are described below. Also discussed is the EAC bit value and how it is used in each case.

10

15

20

Case 1: The exponents are not equal in the original numbers. When the exponents are not equal, the larger number is always the number with the larger exponent. The larger exponent is easy to determine because of the relatively small number of bits of which it is comprised (e.g., 8 in an IEEE-754 compliant 32 bit floating point number); the larger of the two is determined during the separation phase of Adder 206. The two mantissas are then sent in proper order, larger minus smaller, to the adder unit (Mantissa Adder 214). When arriving at Mantissa Adder 214 the larger mantissa is still in normalized form, meaning it has a 1 in the most significant bit (MSB) position. The smaller mantissa will always have a 0 in the MSB position because, with unequal exponents, it will always have been shifted right (radix shifted left). Therefore when the smaller mantissa is complimented it will always have a 1 in the MSB position. When the two mantissas are now added there will always be a carry-out bit, in this case the EAC, with value 1. Thus, when the exponents are unequal there will always be an EAC bit with value 1.

Case 2: When the two exponents are equal, it will not be known which mantissa is larger when they arrive at the adder unit (Mantissa Adder 214). The subtraction is simply carried out in the order in which the mantissas arrived. If the larger is subtracted from the smaller (using 2's compliment form), there will be an EAC bit with value 1 as explained above. If the smaller is subtracted from the larger (using 2's compliment form), the EAC will be 0. Thus, the EAC is only 0 when the subtraction has been done in the wrong order. When the EAC is 0 the

10

15

20

correct answer to the subtraction is obtained by taking the compliment of the sum of the two operands, before adding 1 to the LSB of the entire sum. Thus, when the exponents are equal the EAC will be either 0 or 1. If the EAC is 1 the order of subtraction was correct, 1 is added to LSB of the entire sum, and the EAC is made available to calculate rounding. If the EAC is 0 the order of subtraction is incorrect, the sum is bit-wise negated, and the EAC is made available to calculate rounding.

Looking just at the EAC values, when the exponents are not equal the EAC is always 1, when the exponents are equal the EAC is one when the larger mantissa is subtracted from the smaller and 0 when the smaller mantissa is subtracted from the larger. This logical behavior is used to calculate the EAC from Compare Unit 204's carry-out bit value.

Compare Unit 204 subtracts operand one from operand two in order to do the compare, using 2's compliment form. In the case where the exponents are equal, this is logically the same as subtracting the two mantissas. If the subtraction is carried out in the correct order (larger minus smaller) there will be a carry-out bit value of 1 (left overflow); if the subtraction is carried out in the wrong order (smaller minus larger) there will be no overflow, so the carry-out bit value will be 0.

15

20

The EAC bit value is calculated using the output from Compare Unit 204 in EAC Calculator 402. EAC Bit Calculator 402, also receiving which if any exponent is the larger, calculates the EAC bit as follows:

5 If (exponent 1 equals exponent_2) then

EAC bit value = Carry-out bit value

If (exponent 1 does not equal exponent_2) then

EAC bit value = 1

EAC Bit Calculator 402 sends the EAC bit value to Rounding Calculator 212. Rounding Calculator 212 can now generate the GRS and calculate which rounding choice to make (sum or sum+1) without waiting for Mantissa Adder 214 to complete and the carry-out bit to be propagated. This result is used when the exponents are equal, meaning when there will have been no shifting of the mantissas.

It will be appreciated by persons of ordinary skill in the art and given the benefit of the present disclosure that EAC-bit Calculator 402 can be implemented in a number of ways. Readily discernable implementations span the range from a wholly microcoded implementation, to a logic implementation embedded as separate circuitry in the processor chip, to some combination of circuitry and microcode. It is contemplated that the inventive features of the current invention

10

15

20

encompass these and other implementations that will come to mind to those of ordinary skill in the art with the benefit of the present disclosure.

The significant improvement this makes in pipelining is shown in Figure 5. The overall critical path through the applicable portion of floating point execution unit is shown within dotted-line box 500. The pipeline for calculating the sum of the mantissas starts as before. The mantissas are aligned (step 300), then the relatively time-intensive process of adding them starts (step 302). After the addition in step 302 completes, the EAC bit is available (step 304) and the two choices, sum and sum+1, are calculated (step 306). Finally the correct output is generated at step 308. While this pipeline runs another independent pipeline is also processing. The compare logic is used to compare the two floating point numbers (step 502) whose mantissas were sent to the adder. Its output is sent to the logic that calculates the EAC value (step 504). The calculated EAC value is now used to generate the GRS (step 310), and those results are used in step 312 to calculate the desired rounding result choice. The final selection of sum or sum+1 is ready before the actual sums are generated (step 306). Thus, the critical path is now defined by the steps enclosed in dotted-line box 500; the steps outside dottedline box 500 are no longer in the critical path to complete the overall processing shown. Compare this with Figure 3, where the critical path is shown enclosed in dotted-line box 316 and includes steps 310, 312, and 314. Using increased parallelism in the floating point execution unit has resulted in significantly fewer

10

steps in the critical path, which results in a corresponding decrease in the amount of time it takes to complete floating point subtraction.

The invention increases throughput of a floating point execution unit by the addition of parallelism in the adder portion, and further provides for a method and system for finishing the computation of the EAC bit value, rounding choice, and GRS values before the summation of the mantissa portion of two floating point numbers is completed. In addition, using the output of the compare unit (already existing in floating point execution units) in this new and novel way allows the EAC bit value to be calculated with a minimal amount of additional circuitry or complexity in the target processor. This assures speed as well as using the least amount of space possible on a layout.

While embodiments and applications of this invention have been shown and described, it would be apparent to those of ordinary skill in the art and with the benefit of the present disclosure that many more modifications than mentioned above are possible without departing from the inventive concepts contained herein. The invention, therefore, is not to be restricted except in the spirit of the associated claims.

20

15

10

15

20

What is claimed is:

1. A processor comprising:

at least one local store designed to contain a plurality of floating point values;

at least one floating point execution unit, said floating point execution unit further including a separator configured to retrieve said plurality of floating point values from said local store and make available a mantissa portion from and corresponding to each of said plurality of floating point values, said floating point execution unit further including at least one adder unit configured to receive said mantissas in an order and number determined by said adder unit;

a compare unit operatively coupled to said at least one local store further comprising a separator configured to retrieve said plurality of floating point values from said local store and make available at least a mantissa portion of each of said floating point values, and a comparison unit configured to make available a carry-out bit value resulting from an addition of said mantissas portions; and,

an end-around-carry bit calculator unit operatively coupled to said compare unit and configured to provide a correct value of an end-around-carry calculation available as output, based on values received from said compare unit.

- 2. The processor of claim 1 where said compare unit further comprises as a component contained therein said end-around-carry bit calculator unit.
- The processor of claim 1 where said at least one floating point
 execution unit further comprises as a component therein said end-around-carry bit calculator unit.
 - 4. A machine readable medium containing a data structure having an instruction therein for determining which values from a local store containing floating point values to send to a floating point execution unit, and in parallel to a compare unit, where said compare unit and said floating point execution unit are operatively coupled to an EAC value calculator.
- 5. A method for providing a correct rounding choice for floating pointsubtraction comprising:
 - (a) providing a first floating point value having a sign, an exponent, and a mantissa;
 - (b) providing a second floating point value having a second sign, a second exponent, and a second mantissa;
- 20 (c) performing a compare of said two floating point values while starting a subtraction of said first and second mantissas;
 - (d) calculating an end-around-carry value using results from said compare;

15

20

- (e) using said end-around-carry value to calculate a rounding choice; and,
- (f) providing said rounding choice before said subtraction is complete.
- 6. A method for providing increased parallelism in a processor
- 5 comprising:
 - (a) providing a first floating point value having a sign, an exponent, and a mantissa;
 - (b) providing a second floating point value having a second sign, a second exponent, and a second mantissa;
 - (c) starting in parallel a compare of said first and second floating point values and an addition of said first and second floating point values, where said addition is using the 2's compliment form of said second mantissa;
 - (d) using said compare results to calculate an end-around-carry value;
 - 7. A method for computing a floating point subtraction comprising:
 - (a) providing a first floating point value having a sign, an exponent, and a mantissa;
 - (b) providing a second floating point value having a second sign, a second exponent, and a second mantissa;
 - (c) performing a compare of said two floating point values and providing

15

the output of said compare to an end-around-carry calculator unit;

- (d) calculating an end-around-carry value in said end-around-carry calculator unit;
- (e) sending said first and second mantissas to an adder;
- 5 (f) aligning said second mantissa to said first mantissa in said adder;
 - (g) starting an addition of said first mantissa and a two's compliment form of said second mantissa in said adder;
 - (h) providing said calculated end-around-carry value before said addition completes;
 - (i) using said end-around-carry value to calculate a GRS and determine a rounding choice;
 - (j) completing said addition in said adder;
 - (k) using said rounding choice to choose a correct rounded answer from said addition as soon as said addition is completed; and,
 - (1) providing a final answer using said rounding choice, said first and second signs, and said first and second exponents.
 - (e) having an end-around-carry value before said addition completes.


ABSTRACT OF THE DISCLOSURE

A processor having a floating point execution unit with improved

parallelism in the adder (add/subtract) unit is disclosed. A preferred aspect of the invention is a new use of the compare logic in the floating point execution unit, coupled with an end-around-carry bit value calculator, to allow the correct rounding choice of the operands to be made before the mantissa portions of the operands are subtracted (added) rather than after.




Typical Prior Art Processor Architecture



EK686541792US Assembler 218 Result 216 Normalizer 214 Block Diagram Of Relevant Functionality 212 Floating Point Execution Unit: Rounding Calculator Mantissa Adder (Prior Art) 204 200 206 Mantissa Alignment Compare 210 Separate Sign, Exponent, And Mantissa Adder: Get Floating Point Operands; Mantissa Calculation 208 202

Colloso Freez



EK686541792US Assembler 218 Result 216 Normalizer Block Diagram Of Relevant Portion Of A Floating Point Execution Unit With Present Invention 214 212 402 EAC Bit Calculator Rounding Calculator Mantissa Adder 400 204 Compare 206 Mantissa Alignment 210 Separate Sign, Exponent, And Mantissa Adder: Get Floating Point Operands; Mantissa Calculation - 208 202

CLANDER FOR THE TRUE 4

Docket No.: SUN-P4497

DECLARATION

As a below-named inventor, I hereby declare that:

My correct residence, post office address and citizenship are stated below next to my name.

I believe myself to be the original, first and sole inventor (if only one name is listed below) or an original and first joint inventor (if more than one name is listed below) of the subject matter which is disclosed and claimed and for which a patent is sought on the invention entitled:

"ELIMINATION OF END-AROUND-CARRY CRITICAL PATH IN FLOATING POINT ADD/SUBTRACT

EXECUTION UNIT"

The spe	ecification of this subject	matter:		
X	is attached hereto.			
	was filed on ,			
	was assigned serial No.	;		
	which was amended on			
I hereby state that I have reviewed and understand the contents of the above-identified patent application, including the claims, as amended by any amendment(s) referred to above. I believe the subject matter claimed in the above-identified application to be new and to be unobvious to persons of ordinary skill in the art in view of the prior art of which I am aware. I further hereby state that the specification of the above identified patent application adequately describes how to make and use the claimed invention, and further that it sets forth the best mode for practicing the invention known to me as of the date that the application was filed. I acknowledge the duty to disclose information which is material to the examination of this application in accordance with 37 C.F.R. §1.56(a). I hereby claim foreign priority benefits under 35 U.S.C. §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed.				
Application No.	Country	Filing Date	Priority Claimed	
I hereby claim the benefit under 35 U.S.C. §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in these prior United States application(s) in the manner provided by 35 U.S.C. §112, I acknowledge the duty to disclose material information as defined in 37 C.F.R. §1.56(a) which occurred between the filing date of the prior application(s) and the national or PCT international filing date of this application. Application No. Filing Date Status (Issued, Pending, Abandoned)				
Application No.	i iiing Date	Ciaido (i	soudd, i olidiilg, risalidollod,	,

Docket No.: SUN-P4497

FULL NAME OF INVENTOR 1	FIRST Name	MIDDLE Initial(s)	LAST Name	
	Allan	Tzungren	Tzeng	
RESIDENCE ANI CITIZENSHIP	DCity	State or Foreign Country	Country of Cit	izenship
	San Jose	California	Taiwan	
POST OFFICE ADDRESS	Number and Street	City	State or Country	Zip Code
	3083 Silverland Drive	San Jose	California	95135
FULL NAME OF INVENTOR 2	FIRST Name	MIDDLE Initial(s)	LAST Name	
	Choon	Ping	Chng	
RESIDENCE ANI CITIZENSHIP	D City	State or Foreign Country	Country of Cit	izenship
	Sunnyvale	California	Malaysia	
POST OFFICE ADDRESS	Number and Street	City	State or Country	Zip Code
	444 Morse Avenue	Sunnyvale	California	94086

I further declare that all statements made herein of my own knowledge are true and that all statements made upon information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Signature of Inventor 1

Date

Signature of Inventor 2

Date

POWER OF ATTORNEY

Sun Microsystems, Inc., assignee of the application for United States Letters Patent for an invention entitled:

"ELIMINATION OF END-AROUND-CARRY CRITICAL PATH IN FLOATING POING ADD/SUBTRACT EXECUTION UNIT"

invented by:

Allan Tzungren Tzeng and Choon Ping Chng

- X executed on even date herewith, or
- having Serial No., filed,

does hereby appoint Kenneth D'Alessandro, Registration No. 29,144; Timothy A. Brisson, Registration No. 44,046; Robert C. Hall, Registration No. 39,209; Jonathan T. Velasco, Registration No. 42,200; Victor Gallo, Registration No. 41,768; Kathleen S. Hall, Registration No. 44,143, Russ F. Marsden, Registration No. 43,775, Kelly McCrystle, Registration No. 46,257; Kenneth Olsen, Registration No. 26,493; Timothy J. Crean, Registration No. 37,116; Robert S. Hauser, Registration No. 37,847; Joseph T. FitzGerald, Registration No. 33,881, Alexander E. Silverman, Registration No. 37,940; Christine S. Lam, Registration No. 37,489; Anirma Rakshpal Gupta, Registration No. 38,275; Sean P. Lewis, Registration No. 42,798; and Michael J. Schallop, Registration No. 44,319; Bernice B. Chen, Registration No. 42,403; Kenta Suzue, Registration No. 45,145; Noreen A. Krall, Registration No. 39,734, Richard J. Lutton Jr., Registration No. 39,756, Monica D. Lee, Registration No. 40,696 and Marc D. Foodman, Registration No. 34,110 as attorneys of record with full power of substitution and revocation, to prosecute this application and transact all business in the United States Patent and Trademark Office connected therewith, and certifies that it is the assignee of the entire right, title and interest in the patent application identified above by virtue of an assignment, a copy of which is attached, from the inventor(s) of the patent application identified above.

Please send all correspondence and direct all telephone calls to:

Russ F. Marsden Sierra Patent Group, Ltd. P.O. Box 6149 Stateline, NV 89449 Telephone (775) 586-9500

The undersigned has reviewed all the documents in the chain of title of the patent application identified above and, to the best of undersigned's knowledge and belief, title is in the assignee identified above.

I, the undersigned, declare that I am the assignee of the above identified application, or, if the assignee is a corporation, partnership, or other association, I am authorized to make this appointment on behalf of the assignee and I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be

true and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing therefrom.

Full Assignee Name Sun Microsystems, Inc. Post Office Address 901 San Antonio Road, MS PAL01-521, Palo Alto, California 94303		
and the	7/24/2000	
Signature	Date	
Kenneth Olsen	VicePresident, Intellectual Property	
Print Name	Title	